REMARKS

Careful review and examination of the subject application are noted and appreciated. Applicant's representative thanks Examiner Chang for the indication of allowable subject matter.

SUPPORT FOR CLAIM AMENDMENTS

Claim 18 has been amended to depend from claim 14. Claim 18 previously depended from claim 17. The subject matter of claim 17 was incorporated into claim 14 and claim 17 canceled in the response filed September 13, 2005. Claim 23 has been amended for consistency. As such, no new matter has been introduced.

CLAIM REJECTIONS UNDER 35 U.S.C. §112

The rejection of claim 18 under 35 U.S.C. §112, second paragraph, has been obviated by appropriate amendment and should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §103

The rejection of claims 1, 3-6, 8-13 and 27 under 35 U.S.C. §103 as being unpatentable over Field et al. (U.S. Patent No. 6,778,529; hereinafter Field) in view of Colizzi et al. (U.S. Patent No. 6,674,752; hereinafter Colizzi) and Böttle et al. (U.S. Patent No. 5,303,077; hereinafter Böttle) is respectfully traversed and should be withdrawn.

In contrast to the cited references, the presently claimed invention (claim 1) provides a read address generator which addresses the random access memory to read subframes in interchanged order and aligned to the global frame clock, wherein the read address generator transforms a global frame counter to generate the read address. The Examiner previously admitted that:

The prior art [alone] or in combination fail teach or make obvious the following "the read limitations: address generator transforms a global frame counter to generate (See last five lines on the read address" page 5 of the Office Action dated July 1, 2005, emphasis added by Applicant's representative).

The present Office Action does not cite any new references or present any objective evidence or convincing line of reasoning showing that the prior art teaches or suggests the read address generator transforms a global frame counter to generate the read address, as presently claimed (see page 3, line 1 through page 4, line 18 of the present Office Action). Therefore, the rejection of claim 1 does not appear to be sustainable and should be withdrawn.

Claims 3-6 and 8-13 depend, directly or indirectly, from claim 1, which is believed to be allowable. As such, the rejection of claims 3-6 and 18-13 does not appear to be sustainable and should be withdrawn.

Furthermore, claim 27 recites a read address generator means for addressing the random access memory to read subframes in interchanged order and aligned to the global frame clock, wherein the input data frames are SONET STS-M frames and the interchange

random access memory includes three buffers, each of M-bytes. The Examiner previously admitted that:

The prior art [alone] or in combination fail to teach or make obvious the following limitations: . . "the input data frames are SONET STS-M frames and the interchange random access memory includes three buffers, each of M-bytes" (See last five lines on page 5 and lines 1-8 on page 6 of the Office Action dated July 1, 2005, emphasis added by Applicant's representative).

The present Office Action does not cite any new references or present any objective evidence or convincing line of reasoning showing that the prior art teaches or suggests the interchange random access memory includes three buffers, each of M-bytes, as presently claimed (see page 3, line 1 through page 4, line 18 of the present Office Action). Therefore, the rejection of claim 27 does not appear to be sustainable and should be withdrawn.

Claims 14-16, 18-19 and 21-26 are allowed.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicant's representative between the hours of 9 a.m. and 5 p.m. ET at 586-498-0670 should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge Deposit Account No. 12-2252.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Robert M. Miller

Registration No. 42,892

Dated: January 31, 2006

c/o Henry Groth LSI Logic Corporation 1621 Barber Lane, M/S D-106 Legal Milpitas, CA 95035

Docket No.: 04-0506 / 1496.00399